We introduce a new framework for Equivalence Checking (EC) of Boolean circuits based on a general technique called Logic Relaxation (LoR). LoR is meant for checking if a propositional formula G has only "good" satisfying assignments specified by a design property. The essence of LoR is to relax G into a formula G rlx and compute a set S that contains all assignments that satisfy G rlx but do not satisfy G. If all bad satisfying assignments are in S, formula G can have only good ones and the design property in question holds. Set S is built by a procedure called partial quantifier elimination.
INTRODUCTION

A. Motivation
Our motivation for this work is threefold. First, Equivalence Checking (EC) is a crucial part of hardware verification. Second, more efficient EC enables more powerful logic synthesis transformations and so strongly impacts design quality. Third, intuitively, there should exist robust and efficient EC methods meant for combinational circuits computing values in a "similar manner". Once discovered, these methods can be extended to EC of sequential circuits and even software. N (X , Y , z ) and N (X , Y , z ) be singleoutput circuits to be checked for equivalence. Here X and Y specify the sets of input and internal variables of N respectively and z specifies the output variable of N . The same applies to X , Y , z of circuit N . A traditional way to verify the equivalence of N and N is to form a two-output circuit shown in Fig. 1 and check if z = z for some input assignment (x ,x ) where x =x . Here x and x are assignments to variables of X and X respectively. (By saying that p is an assignment to a set of variables V , we will assume that p is a complete assignment unless otherwise stated. That is every variable of V is assigned a value in p. ) Formula EQ(X , X ) relating inputs of N and N in Fig. 1 evaluates to 1 for assignments x and x to X and X iff x =x . Usually, N and N are just assumed to share the same set of input variables. In this paper, for the sake of convenience, we separate input variables of N and N but assume that N and N must be equivalent only for input assignments satisfying EQ(X , X ).
B. Proving equivalence by induction
Fig. 2. An inductive proof of equivalence
A natural way to prove equivalence of N and N is to build a sequence of cuts as shown in Fig. 2 and compute relations between cut points of N and N [3] , [11] , [17] . A straightforward method of computing relations between cut points is to build formulas Img i specifying cut images. The image of i-th cut is the set of all assignments to Cut i that can be produced in N , N by input assignments satisfying EQ(X , X ). Here Cut 0 = X ∪X , Img 0 = EQ(X , X ) and Cut k = {z , z }. Circuits N and N are equivalent iff Img k (z , z ) → (z ≡ z ). Formula Img i+1 can be derived from formula Img i and formula specifying the gates located between i-th and (i + 1)-th cuts. For that reason we will refer to the proofs employing a sequence of cuts as proofs by induction.
EC based on computing cut images is inefficient because the size of formulas Img i is, in general, prohibitively large. In EC by logic relaxation, cut image formulas are replaced with formulas that, for structurally similar circuits, are dramatically simpler than the former. Let Img cut be a cut image formula built for the cut shown in Fig. 3 . A cut assignment can be represented as (q ,q ) where q and q are assignments to cut variables of N and N respectively. We will say that formula Img cut excludes cut assignment (q ,q ) if the latter falsifies the former. The set of all cut assignments excluded by Img cut can be represented as a union of sets S cut N , S cut N and S rlx .
C. EC by logic relaxation
if no input x of N can produce q • set S rlx if there is an input (x ,x ), x = x for which (q ,q ) is produced but the latter cannot be produced if inputs are constrained by EQ(X , X ). Informally, set S rlx specifies the cut assignments that can be produced only when inputs are relaxed i.e. are not constrained by formula EQ(X , X ).
The essence of EC by Logic Relaxation (LoR) is to replace computation of cut image formulas with that of so-called boundary formulas. A boundary formula H cut is implied by Img cut and excludes only a small subset of cut assignments excluded by Img cut . Namely, only exclusion of assignments of S rlx is mandatory for H cut . If (q , q ) ∈ S cut N ∪S cut N , the value of H cut can be arbitrary. This means that H cut depends on the relation between N and N (specified by S rlx ) rather than their individual functionality (specified by S cut N and S cut N .) We call formula H cut boundary because it describes the difference i.e. a "boundary" between original and relaxed EC problems.
Computing a boundary formula H cut for the cut {z , z } either immediately solves EC of N and N or requires a few simple SAT-checks to finish it. Suppose H cut (z , z ) evaluates to 0 for assignment z 1 = (z = 0, z = 1) and assignment z 2 = (z = 1, z = 0). Then z 1 and z 2 cannot be produced when inputs are constrained by EQ(X , X ) because Img cut → H cut entails H cut → Img cut . So N and N are equivalent. If H cut (z , z ) evaluates to 1, say, for z 1 above, one needs to check if (z = 0, z = 1) can be produced when inputs are relaxed. This comes down to checking that N is not constant 1 and N is not constant 0. If this is the case, i.e. N and N can produce outputs 0 and 1 respectively, then assignment z 1 can also be produced when inputs are constrained by EQ(X , X ). (Otherwise, H cut would evaluate to 0 under z 1 .) So N and N are inequivalent.
D. The appeal of EC by LoR
The appeal of EC by LoR is threefold. First, boundary formulas are much smaller and easier to compute than cut image formulas. Generation of Img cut requires solving the quantifier elimination problem whereas boundary formula H cut can be found by partial quantifier elimination (PQE). In PQE, only a part of the formula is taken out of the scope of quantifiers. So PQE can be much more efficient than complete quantifier elimination.
Second, similarly to cut image formulas, boundary formulas can be computed by induction for a sequence of cuts starting with cut X ∪X and ending with cut {z , z }. So EC by LoR facilitates generation of inductive proofs. These proofs do not require the existence of particular relations like equivalence between internal points of N and N . So they are much more robust than inductive proofs generated in existing approaches (see, for example, [11] , [12] , [17] ).
Third, the machinery of boundary formulas facilitates proving inequivalence. Let F N (X , Y , z ) and F N (X , Y , z ) be formulas specifying N and N respectively. We will say that a Boolean formula F N specifies circuit N if every assignment satisfying F N is a consistent assignment to variables of N and vice versa. (An assignment to variables of N is called consistent if, for every gate g of N , the value assigned to the output of g is implied by the values assigned to its input variables.) We will assume that all formulas mentioned in this paper are Boolean formulas in Conjunctive Normal Form (CNF) unless otherwise stated. Circuits N and N are inequivalent iff formula
Denote this formula as α. As we show in this paper, α is equisatisfiable with formula β equal to
Here H cut is a boundary formula computed with respect to a cut (see Fig. 4 .) In general, formula β is easier to satisfy than α for the following reason. Let p be an assignment satisfying formula β . Let x and x be the assignments to variables of X and X respectively specified by p. Since variables of X and X are not constrained by EQ(X , X ) in formula β, in general, x = x and so p does not satisfy α. Hence, neither x nor x are a counterexample. They are just inputs producing cut assignments q and q (see Fig. 4 ) such that a) H cut (q , q ) = 1 and b) N and N produce different outputs under cut assignment (q ,q ). To turn p into an assignment satisfying α one has to do extra work. Namely, one has to find assignments x and x to X and X that are equal to each other and under which N and N produce cut assignments q and q above. Then x and x specify a counterexample. So the equisatisfiability of α and β allows one to prove N and N inequivalent (by showing that β is satisfiable) without providing a counterexample.
E. Contributions and structure of the paper
Our contributions are as follows. First, we present a generic method of EC based on LoR. This method is formulated in terms of a new technique called PQE that is a "light" version of quantifier elimination. Showing the potential of PQE for building new verification algorithms is our second contribution. Third, we provide a theoretical proof that boundary formulas computed in EC by LoR are small for a broad class of structurally similar circuits. Fourth, we give experimental evidence in support of EC by LoR.
The structure of this paper is as follows. In Section 2, we show the correctness of EC by LoR and relate the latter to PQE. Boundary formulas are discussed in Section 3. Section 4 presents an algorithm of EC by LoR. Section 5 describes how one can apply EC by LoR if the power of a PQE solver is not sufficient to compute boundary formulas precisely. Section 6 provides experimental evidence in favor of our approach. In Section 7, some background is given. We make conclusions in Section 8.
EQUIVALENCE CHECKING BY LOR AND PQE
In this section, we prove the correctness of Equivalence Checking (EC) by Logic Relaxation (LoR) and relate the latter to Partial Quantifier Elimination (PQE).
A. Complete and partial quantifier elimination
In this paper, by a quantified formula we mean one with existential quantifiers. Given a quantified formula ∃W [A(V, W )], the problem of quantifier elimination is to find a quantifier-free formula A * (V ) such that A * ≡ ∃W [A]. Given a quantified formula ∃W [A(V, W ) ∧ B(V, W )], the problem of Partial Quantifier Elimination (PQE) is to find a quantifier-free formula A * (V ) such that ∃W [A ∧ B] ≡ A * ∧ ∃W [B] . Note that formula B remains quantified (hence the name partial quantifier elimination). We will say that formula A * is obtained by taking A out of the scope of quantifiers in ∃W [A ∧ B]. Importantly, there is a strong relation between PQE and the notion of redundancy of a subformula in a quantified formula. In particular, solving the PQE problem above comes down to finding
Importantly, redundancy in a quantified formula is much more powerful than that in a quantifier-free formula [9] .
(A clause is a disjunction of literals. We will use the notions of a CNF formula C 1 ∧ .. ∧ C p and the set of clauses
In other words, clauses implied by the formula that remains quantified are noise and can be removed from a solution to the PQE problem. So when building A * by resolution it is sufficient to use only the resolvents that are descendants of clauses of A. For that reason, in the case formula A is much smaller than B, PQE can be dramatically faster than complete quantifier elimination. Describing how PQE is solved is beyond the scope of this paper. A brief discussion of a PQE algorithm and recall of the necessary background is given in the technical report [7] presenting a complete version of this paper. The relevant results are described in [8] , [9] , [10] in more detail.
B. Proving equivalence/inequivalence by LoR
Proposition 1 below shows how one proves 1 equivalence/inequivalence of circuits by LoR. Let formula G de-
x are assignments to variables of X and X respectively.
Note that finding formula H(z , z ) of Proposition 1 reduces to taking formula EQ out of the scope of quantifiers i.e. to solving the PQE problem. Proposition 1 implies that proving inequivalence of N and N comes down to showing that for-
1 The proofs of propositions are given in [7] .
Recall that the input variables of N and N are independent of each other in formula G rlx . Hence the only situation where G rlx is unsatisfiable under (z = b , z = b ) is when N is constant b and/or N is constant b . So the corollary below holds.
Corollary 1: If neither N nor N are constants, they are equivalent iff H(1, 0) = H(0, 1) = 0.
Reducing EC to an instance of PQE also provides valuable information when proving equivalence of N and N . Formula
This means that to obtain formula H, it suffices to generate only resolvents that are descendants of clauses of EQ. The clauses obtained by resolving solely clauses of G rlx are just "noise" (see Subsection 2-A). This observation is the basis of our algorithm for generating proofs of equivalence by induction.
BOUNDARY FORMULAS
In this section, we discuss boundary formulas, a key notion of EC by LoR. Subsection 3-A explains the semantics of boundary formulas. Subsection 3-B discusses the size of boundary formulas. In Subsection 3-C, we describe how boundary formulas are built.
A. Definition and some properties of boundary formulas
Let M be the subcircuit consisting of the gates of N , N located below a cut as shown in Fig. 5 . As usual, G denotes
Definition 1: Let formula H cut depend only on variables of a cut. Let q be an assignment to the variables of this cut. Formula H cut is called boundary if 2 a) G → H cut holds and b) for every q that can be extended to satisfy G rlx but cannot be extended to satisfy G, the value of H cut (q) is 0.
Fig. 5. Building boundary formula Hcut
A cut assignment q can be represented as (q ,q ) where q and q are assignments to cut variables of N and N respectively. Note that Definition 1 does not specify the value of H cut (q) if q cannot be extended to satisfy G rlx (and hence G). This means that H cut does not have to exclude (q ,q ) if, say, no input x of N produces q . This means that H cut does not depend on the individual complexity of N and N .
Formula EQ(X , X ) and formula H(z , z ) of Proposition 1 are actually boundary formulas with respect to cuts X ∪ X and {z , z } respectively. We will refer to H(z , z )
as an output boundary formula. Proposition 2 below reduces building H cut to PQE. 
B. Size of boundary formulas
The proposition below estimates the size of a boundary formula computed for a cut if every cut variable of N can be expressed as a function of cut variables of N . If the number of arguments in the functions relating cut points of N and N is small, these circuits can be viewed as structurally similar. 
C. Computing Boundary Formulas
The key part of EC by LoR is to compute an output boundary formula H(z , z ). In this subsection, we show how to build formula H inductively by constructing a sequence of boundary formulas H 0 , . . . , H k computed with respect to cuts Cut 0 , . . . , Cut k of N and N (see Fig. 2 ). We assume that Cut 0 = X ∪ X and Cut k = {z , z } (i.e. H = H k ) and
Boundary formula H 0 is set to EQ(X , X ) whereas formula H i , i > 0 is computed from H i−1 as follows. Let M i be the circuit consisting of the gates of N and N located
and so make the previous boundary formula
The fact that H 1 , . . . , H k are indeed boundary formulas follows from Proposition 5.
Proposition 5:
holds and so, H i is a boundary formula too.
ALGORITHM OF EC BY LOR
In this section, we introduce an algorithm called EC LoR that checks for equivalence two single-output circuits N and N . The pseudo-code of EC LoR is given in Fig. 6 . EC LoR builds a sequence of boundary formulas H 0 , . . . , H k as described in Subsection 3-C. Here H 0 equals EQ(X , X ) and H k (z , z ) is an output boundary formula. Then, according to Proposition 1, EC LoR checks the satisfiability of formula
EC LoR consists of three parts separated by the dotted lines in Figure 6 . EC LoR starts the first part (lines 1-5) by calling procedure Bufferize. This procedure eliminates nonlocal connections of N and N i.e. those that span more than two consecutive topological levels. (The topological level of a gate g of a circuit K is the longest path from an input of K to g measured in the number of gates on this path.) The presence of non-local connections makes it hard to find cuts that do not overlap. To avoid this problem, procedure Bufferize replaces every non-local connection spanning d topological levels (d > 2) with a chain of d − 2 buffers. (A more detailed discussion of this topic is given in [7] .) Then EC LoR sets the initial cut to X ∪ X , computes the intermediate cuts (line 3), sets the final cut to {z , z } and formula H 0 to EQ(X , X ). Boundary formulas are computed in the for loop as follows.
Here F Mi is the formula specifying the gates of N and N below i-th cut and W i consists of all the variables of F Mi but cut variables.
Example 1: Let us explain the operation of EC LoR by the example of Fig. 7 showing two different implementations of function XOR(x 1 , x 2 ). EC LoR starts by executing the first part specified by lines 1-5 of Fig. 6 . Since circuits N and N do not have no-local connections, no buffers are inserted. EC LoR sets the initial cut Cut 0 to {X , X } where X = {x 1 , x 2 }, X = {x 1 , x 2 }, generates an intermediate cut Cut 1 = {y 1 , y 2 , y 1 , y 2 } and the final cut Cut 2 = {z , z }. EC LoR concludes the first part by setting H 0 to EQ(X , X ) i.e. to (x 1 ≡ x 1 ) ∧ (x 2 ≡ x 2 ).
In the second part (lines 6-9 of Fig. 6 ), EC LoR computes boundary formulas for Cut 1 and Cut 2 . A boundary formula for Cut 1 is obtained by taking H 0 out of the scope of quantifiers in ∃W 1 
Here F M1 specifies the gates located below cut Cut 1 and so F M1 = F g 1 ∧ F g 2 ∧ F g 1 ∧ F g 2 where F g specifies gate g. For instance,
consists of all variables of F M1 minus the variables of Cut 1 i.e. W 1 = X ∪ X . Formula H 1 obtained by a PQE-solver implementing the algorithm of [10] consists of five clauses:
A boundary formula for cut Cut 2 is obtained by taking H 1 out of the scope of quantifiers in
Here F M2 specifies the gates located below cut Cut 2 , so F M2 = F M1 ∧ F g 3 ∧F g 3 . Set W 2 consists of the variables of F M2 minus those of Cut 2 , so W 2 = W 1 ∪{y 1 , y 2 , y 1 , y 2 }. Formula H 2 obtained by the PQE-solver mentioned above is equal to (z ∨ z ) ∧ (z ∨ z ). This means that H(0, 1) = H(1, 0) = 0. So after executing its last part (lines 10-14 of Fig. 6 ), EC LoR reports that N and N are equivalent.
Let us take a closer look at formula H 1 . On one hand, as a boundary formula, H 1 excludes every assignment to Cut 1 that can be produced by applying an input (x ,x ) where x = x but cannot be produced if input assignments are constrained by EQ(X , X ). For instance, input (x 1 = 0, x 2 = 0, x 1 = 0, x 2 = 1) produces cut assignment y 1 = 0, y 2 = 0, y 1 = 0, y 2 = 1) that cannot be produced by an input assignment (x ,x ) where x =x . This cut assignment falsifies clause C 1 = y 1 ∨y 2 ∨y 1 ∨y 2 of H 1 . On the other hand, H 1 is simpler that formula Img 1 that excludes every assignment to Cut 1 that cannot be produced by an input (x ,x ) where x =x . Formula Img 1 is logically equivalent to ∃W 1 [H 0 ∧ F M1 ] i.e. it is obtained from the latter by complete quantifier elimination. By applying our program of [9] , we obtain formula Img 1 equal to H 1 ∧ C 6 ∧ C 7 where C 6 = y 1 ∨ y 2 , C 7 = y 1 ∧ y 2 . Note that C 6 , C 7 do not relate variables of N and N . Instead, they exclude some cut assignments that cannot be produced in N or N . For instance, clause C 6 excludes cut assignment (y 1 = 1, y 2 = 1) that cannot be produced in N .
COMPUTING BOUNDARY FORMULAS BY CURRENT PQE SOLVERS
To obtain boundary formula H i , one needs to take H i−1 out of the scope of quantifiers in formula
The size of the latter grows with i due to formula F Mi . So a PQE solver that computes H i must have good scalability. On the other hand, the algorithm of [10] does not scale well yet. The main problem here is that learned information is not re-used in contrast to SAT-solvers effectively re-using learned clauses. Fixing this problem requires some time because bookkeeping of a PQE algorithm is more complex than that of a SAT-solver. (In more detail, this topic is discussed in [7] .) In this section, we describe two methods of adapting EC by LoR to a PQEsolver that is not efficient enough to compute every boundary formula precisely. Both methods are illustrated experimentally in Section 6.
One way to reduce the complexity of computing H i is to use only a subset of F Mi . For instance, one can discard the clauses of F Mi specifying the gates located between cuts Cut 0 and Cut p , 0 < p < i. In this case, boundary formula H i is computed approximately. A downside of this is that condition b) of Definition 1 does not hold anymore and so EC by LoR becomes incomplete. Namely, if H k (b , b ) = 1 where b = b and H k is an output boundary formula, the fact that G rlx is satisfiable under z = b , z = b does not mean that N and N are inequivalent. Nevertheless, even EC by LoR with approximate computation of boundary formulas can be a powerful tool for proving N and N equivalent for the following reason. If H k (1, 0) = H k (0, 1) = 0, circuits N and N are proved equivalent even if intermediate formulas H i are built approximately. Importantly, computing boundary formulas inductively still provides a powerful way to structure a proof of equivalence. Formula H i (i.e. a "sufficient" set of clauses relating variables of i-th cut) is still obtained by taking
Only now formula F Mi is simplified by discarding some clauses.
Another way to adapt EC by LoR to a PQE solver that is not efficient enough to compute every boundary formula precisely is as follows. Suppose that the power of a PQE solver 
. So, to show that N and N are inequivalent it is sufficient to find an assignment satisfying β. As we argued in Subsection 1-D, finding such an assignment for β is easier than for α.
EXPERIMENTS
In the experiments, we employed the PQE algorithm published in [10] in 2014. We will refer to this algorithm as PQE-14. As we mentioned in Section 5, PQE-14 does not scale well yet. So building a full-fledged equivalence checker based on EC LoR would mean simultaneously designing a new EC algorithm and a new PQE solver. The latter is beyond the scope of our paper. On the other hand, PQE-14 is efficient enough to make a few important points experimentally. In the experiments described in this section, we used a new implementation of PQE-14 [6] .
The experiment of Subsection 6-A compares computing a cut image formula and a boundary formula. Recall that a cut image formula is satisfied by a cut assignment iff the latter can be produced in N and N by some input satisfying EQ(X , X ). This experiment also contrasts complete quantifier elimination (employed to compute a cut image formula) with PQE. In Subsection 6-B, we apply EC LoR to a non-trivial instance of equivalence checking that is hard for ABC, a high-quality synthesis and verification tool [20] . In Subsection 6-C, we show that computing boundary formulas is beneficial for proving inequivalence.
In the experiments, circuits N and N to be checked for equivalence were derived from a circuit computing a median output bit of an s-bit multiplier. We will refer to this circuit as Mlp s . Our motivation here is as follows. In many cases, the equivalence of circuits with simple topology and low fanout values can be efficiently checked by a general-purpose SATsolver. This is not true for circuits involving multipliers. In all experiments, circuits N and N were bufferized to get rid of long connections (see Section 4).
A. Image computation versus building boundary formulas
In the experiment of this subsection, we compared computation of a boundary formula H cut and a cut image formula Img cut . We used two identical copies of circuit Mlp s as circuits N and N . As a cut of N , N we picked the set of variables of the first topological level (every variable of this level specifies the output of a gate fed by input variables of N or N ). Formula Img cut is logically equivalent to ∃W [EQ(X , X ) ∧ F M ] where W = X ∪ X and formula F M specifies the gates of the first topological level of N and N . So, computing Img cut comes down to solving the quantifier elimination problem. Computing a boundary formula reduces to finding H cut such that
The results of the experiment are given in Table I . Abbreviation QE stands for Quantifier Elimination. The value of s in Mlp s is shown in the first column. The next two columns give the number of quantified and free variables in ∃W [EQ ∧ F M ]. To compute formula Img cut we used our quantifier elimination program presented in [9] . Formula H cut was generated by PQE-14. When computing image formula Img cut and boundary formula H cut we recorded the size of the result (as the number of clauses) and the run time in seconds. As Table I shows, formulas H cut are much smaller than Img cut and take much less time to compute.
B. Proving equivalence by LoR
In this subsection, we ran an implementation of EC LoR introduced in Section 4 on circuits N and N shown in Fig. 8 . (The idea of this EC example was suggested by Vigyan Singhal [19] .) These circuits were derived from If h = 0, then v is a constant (in the implementation of Mlp s we used in the experiments). The objective of the experiment below was to show that EC LoR can check for equivalence structurally similar circuits that have no functionally equivalent internal points.
Cuts Cut 0 , . . . , Cut k used by EC LoR were generated according to topological levels. That is every variable of Cut i specified the output of a gate of i-th topological level. Since N and N were bufferized, Cut i ∩ Cut j = ∅ if i = j. The version of EC LoR we used in the experiment was slightly different from the one described in Fig. 6 . We will refer to this version as EC LoR * . (A detailed description of EC LoR * is given in [7] ). The main change was that boundary formulas were computed in EC LoR * approximately. That is formula 
where only a subset of clauses of F Mi was used. Nevertheless, EC LoR * was able to compute an output boundary formula H k (z , z ) that implied (z ≡ z ) thus proving that N and N were equivalent. One more difference between EC LoR and EC LoR * was that the latter built formula H i by solving a sequence of small PQE problems rather than one large PQE problem (line 9 of Fig. 6 ). Each PQE problem of this sequence was meant to find clauses relating the output of a gate g of N of Cut i to its "siblings" of N that are in Cut i . A gate g of N was considered a sibling of g if inputs of g and g were related by a clause of H i−1 . After solving the sequence of small PQE problems above, EC LoR * checked a cut termination condition. That is EC LoR * verified that
and so the set of clauses accumulated in H i was indeed a boundary formula for i-th cut.
In Table II , we compare EC LoR * with ABC [20] . The first column gives the value of s of Mlp s used in N and N . The next two columns show the size of formulas EQ(X , X ) ∧ F N ∧ F N ∧ (z ≡ z ) specifying equivalence checking of N and N to which EC LoR * was applied. (N and N were fed into ABC as circuits in the BLIF format.) Here X = {h, a 1 , . . . , a s , b 1 , . . . , b s } denotes the set of input variables of circuits N and N . The fourth column shows the number of topological levels in circuits N and N and so the number of cuts used by EC LoR * . The last two columns give the run time of EC LoR * and ABC.
The results of Table II show that equivalence checking of N and N derived from Mlp s was hard for ABC. On the other hand, EC LoR * managed to solve all instances in a reasonable time. Most of the run time of EC LoR * was taken by PQE-14 when checking cut termination conditions mentioned above. So, PQE-14 was also the reason why the run time of EC LoR * grew quickly with the size of Mlp s . The performance of EC LoR * with a more efficient PQE-solver should have a weaker dependency on the value of s.
C. Using boundary formulas for proving inequivalence
In the experiment of this subsection, we checked for equivalence circuits N and N that were correct and buggy versions of Mlp 16 respectively. Since EC LoR * described in the previous subsection computes boundary formulas approximately, one cannot directly apply it to prove inequivalence of N and N . In this subsection, we show that the precise computation of even one boundary formula corresponding to an intermediate cut can be quite useful for proving inequivalence. Let α and β denote formulas EQ(X , X )∧F N ∧F N ∧(z ≡ z ) and
Here H i is a boundary formula precisely computed for the cut of N and N consisting of the gates with topological level equal to i. According to Proposition 3, α and β are equisatisfiable. Proving N and N inequivalent comes down to showing that β is satisfiable. Intuitively, checking the satisfiability of β the easier, the larger the value of i and so the closer the cut to the outputs of N and N . In the experiment below, we show that computing boundary formula H i makes proving inequivalence of N and N easier even for a cut with a small value of i. Bugs were introduced into circuit N above the cut (so N and N were identical below the cut). Let M i and M i denote the subcircuits of N and N consisting of the gates located below the cut (like circuits M and M in Fig. 5 ). Since M i and M i are identical they are also functionally equivalent. Then Corollary 2 entails that formula H i equal to EQ(Cut i , Cut i ) is boundary. Here Cut i and Cut i specify the output variables of M i and M i respectively. Derivation of EQ(Cut i , Cut i ) for identical circuits M i and M i is trivial. However, proving that H i equal to EQ(Cut i , Cut i ) is indeed a boundary formula is nontrivial even for identical circuits. (According to Proposition 2, this requires showing that
where F Mi specifies the gates of M i and M i and W i consists of all the variables of F Mi but the cut variables.) In the experiment, we used the cut with i = 3 i.e. the gates located below the cut had topological level less or equal to 3. Proving that EQ(Cut i , Cut i ) is a boundary formula takes a fraction of a second for i = 3 but requires much more time for i = 4.
We generated 100 buggy versions of Mlp 16 . Table III contains results of checking the satisfiability of 100 formulas α and β by Minisat 2.0 [5] , [21] . Similar results were observed for the other SAT-solvers we tried. The first column of Table III shows the type of formulas (α or β ). The second column gives the number of formulas solved in the time limit of 600 s. The third column shows the total run time on all formulas. We charged 600 s. to every formula α that was not solved within the time limit. The run times of solving formulas β include the time required to build H 3 . The fourth column gives the median time. The results of this experiment show that proving satisfiability of β is noticeably easier than that of α. As we mentioned above, using formula β for proving inequivalence of N and N should be much more beneficial if formula H i is computed for a cut with a greater value of i. However, this will require a more powerful PQE solver than PQE-14.
SOME BACKGROUND
The EC methods can be roughly classified into two groups. Methods of the first group do not assume that circuits N and N to be checked for equivalence are structurally similar. Checking if N and N have identical BDDs [4] is an example of a method of this group. Another method of the first group is to reduce EC to SAT and run a general-purpose SATsolver [15] , [18] , [5] , [2] . A major flaw of these methods is that they do not scale well with the circuit size.
Methods of the second group try to exploit the structural similarity of N , N . This can be done, for instance, by making transformations that produce isomorphic subcircuits in N and N [1] or make simplifications of N and N that do not affect their range [14] . The most common approach used by the methods of this group is to generate an inductive proof by computing simple relations between internal points of N , N . Usually, these relations are equivalences [11] , [12] , [17] . However, in some approaches the derived relations are implications [13] or equivalences modulo observability [3] . The main flaw of the methods of the second group is that they are very "fragile". That is they work only if the equivalence of N and N can be proved by derivation of relations of a very small class.
The machinery of boundary formulas introduced in this paper can be related to interpolation [16] . As far as propositional logic is concerned, interpolation and an interpolant are a special case of logic relaxation and a boundary formula respectively [7] .
CONCLUSIONS
We introduced a new framework for Equivalence Checking (EC) based on Logic Relaxation (LoR). The appeal of applying LoR to EC is twofold. First, EC by LoR provides a powerful method for generating proofs of equivalence by induction. Second, LoR gives a framework for proving inequivalence without generating a counterexample. The idea of LoR is quite general and can be applied beyond EC. LoR is enabled by a technique called partial quantifier elimination and the performance of the former strongly depends on that of the latter. So building efficient algorithms of partial quantifier elimination is of great importance.
